Energy Conversion in 64-Bit ALU Design on FPGA Using Mechanics of Capacitance - Inpressco
News Updates Tuesday 14th Aug 2018 :
  • Welcome to INPRESSCO, world's leading publishers, We have served more than 10000+ authors
  • Articles are invited in engineering, science, technology, management, industrial engg, biotechnology etc.
  • Paper submission last date of July/Aug 2018 extended to 15 Aug 2018, Submit online or at editor.ijcet@inpressco.com
  • Our journals are indexed in NAAS, University of Regensburg Germany, Google Scholar, Cross Ref etc.
  • DOI is given to all articles

Energy Conversion in 64-Bit ALU Design on FPGA Using Mechanics of Capacitance


Author : Sweety, Tanesh Kumar, B Pandey, S.M M Islam and Teerath Das

Pages : 196-199
Download PDF
Abstract

In this paper an energy conversion in 64-bit Arithmetic Logic Unit (ALU) design is analyzed using an approach termed as Capacitance Mechanics. It is observed that when the Arithmetic Logic Unit is operated at frequencies of 1GHz, 10GHz, 100GHz and 1THz, total power is reduced to 52.70%, 65.28%, 67.60% and 67.85% respectively, when we are scaling down the capacitance from 50pF to 0pF. This ALU design is implemented on XC6VLX75T device Virtex-6 FPGA with -2 speed grade and FF484 package.

Keywords: Arithmetic Logic Unit (ALU), Capacitance Mechanics, Energy Conversion, FPGA, Power Mechanics

 

 

Call for Papers
  1. IJCET- July/Aug 2018 Issue

    Submission Last Date
    15 Aug
  2. DOI is given to all articles
  3. Current Issue
  4. IJTT-Sept-2018
  5. IJAIE-Sept-2018
  6. IJCSB-Sept-2018
  • Inpressco Google Scholar
  • Inpressco Science Central
  • Inpressco Global impact factor
  • Inpressco aap

International Press corporation is licensed under a Creative Commons Attribution-Non Commercial NoDerivs 3.0 Unported License
©2010-2018 INPRESSCO® All Rights Reserved