Author : Sweety, Tanesh Kumar, B Pandey, S.M M Islam and Teerath Das

In this paper an energy conversion in 64-bit Arithmetic Logic Unit (ALU) design is analyzed using an approach termed as Capacitance Mechanics. It is observed that when the Arithmetic Logic Unit is operated at frequencies of 1GHz, 10GHz, 100GHz and 1THz, total power is reduced to 52.70%, 65.28%, 67.60% and 67.85% respectively, when we are scaling down the capacitance from 50pF to 0pF. This ALU design is implemented on XC6VLX75T device Virtex-6 FPGA with -2 speed grade and FF484 package.

Keywords: Arithmetic Logic Unit (ALU), Capacitance Mechanics, Energy Conversion, FPGA, Power Mechanics