E-ISSN 2277 – 4106, P-ISSN 2347 - 5161
©2014 INPRESSCO®, All Rights Reserved
Available at http://inpressco.com/category/ijcet

Research Article

Characterization of N⁺NN+ Transistor (3N) using 2D ATLAS Simulator

Ranjeet Kumar Verma^{Å*}, Anil Kumar^Å and A.K. Jaiswal^Å

ASHIAT'S Allahabad India

Accepted 25 May 2014, Available online 01 June 2014, Vol.4, No.3 (June 2014)

Abstract

A polysilicon gated N^+ N N^+ silicon substrate transistor purposed in this paper. Its characteristics demonstrated and compared with conventional N-MOS transistor using 2D-ATLAS simulator. The result shows that 3N transistor has a number of desirable features, such as linear variation of I_d with control gate voltage, low leakage current and threshold, effect of different control gate voltage studied and demonstrated in the paper.

Keywords: N⁺ N N⁺ transistor (3N), Threshold voltage, Leakage current, Back current, 2D-ATLAS

1. Introduction

The N+ N N+ transistor (3N) is a polysilicon gated single material transistor with n-type highly doped drain and source with respect to n-type channel. 3N transistor is similar to junctionless transistor having only highly doped drain and source. 3N transistor is unidirectional, hot carriers, always on device due to these properties 3N transistor can be used in low power application as an always ON switch.

The conduction of 3N transistor is similar to junctinless transistor in ON state a large body current follows through the device due highly doped drain and source and in OFF state device cutoff due to difference of work function substrate and gate material.

2. Structure of device and simulation

Structure of 3N transistor using following specification is demonstrated in the figure (1).




Figure (1): Blok diagram 3N transistor

Table (1): Electrode information of 3N transistor

Electrode name	X min	X max	Y min	Y max
Gate	3.510E-01	8.490E-01	-2.057E-01	-6.336E-03
Source	0.000E+00	1.800E-01	-2.812E-02	4.420E-03
Drain	1.020E+00	1.200E+00	-2.812E-02	4.420E-03
Back side	0.000E+00	1.200E+00	8.000E-01	8.000E-01






Figure (2): Structure of 3N transistor




Figure (3): 3D structure of 3N transistor showing net doping.

The structure of 3N transistor can be design by 2D TCAD simulator (ATHENA deckbuild) and shown in fig (2) and a 3D structure with net doping profile shown in fig (3). These are the structure of purposed device.

3. Characteristics

The characteristics of 3N transistor having initial silicon (channel) arsenic doped with doping concentration

1.0E+13. Drain and source doped with concentration 5.0E+15 of arsenic shown as follows

No bias Vg=0V

Variation of drain current I_d with respect to gate voltage V_g shown in figure (4).as shown in graph when no bias at the i.e. $Vg{=}0.0$ there are some current follows through the channel due highly doped drain and source. there are a small current flows from source to drain this small current may be called leakage current but this is not in opposite direction of forward bias current, it is in the direction of main current there for this device is also called unidirectional MOS.




Figure (4): Id Vs Vg plot of 3N transistor

The simulators result shows that the leakage current for 3N transistor is $0.000151693A/\mu m$. which is considerable in amount than convention MOS transistor there for this can be used as an always ON switch for small voltage application.

Positive gate bias Vg > 0

When gate voltage Vg > 0 the drain current Id shown in plot is almost linearly proportional to the gate voltage Vg.

The figure (4) shows the variation of Id with Vg varies from 0.0 to 3.3V at constant drain voltage Vd = 1.1V. Therefore 3N transistor is a linear device for small voltage application.

Negative gate bias Vg < 0

From the result of 2D ATLAS simulator threshold voltage (Vt) = -6.36619V which is very small as compared to conventional MOS (0.7V for NMOS). Therefore when gate voltage Vt reduced to-6.36619V thereafter device turnoff.




Figure (5): Back current plot of 3N transistor


Figure (5) shows another characteristics of 3N transistor when the polarity of drain and source biasing changes then only the slop of characteristics changes to negative and no other changes occurs , this proves the unidirectional property of 3N transistor.

4. Comparison with conventional NMOS

3N transistor and NMOS transistor design with same geometry with gate oxide thickness t_{ox} =0.3 μm , gate material thickness = 0.2 μm and channel length = 0.50 μm . are compared from the figure (6) 3N transistor is linear and uni directional and NMOS transistor is linear at 0.5V, after 0.5V device changes to nonlinear and after 1V get saturated.

3N transistor have very low threshold voltage Vt= -6.36619 V in comparison to NMOS Vt= 0.70V.

And leakage current =0.000151693 A/ μm is smaller than conventional NMOS.






Figure (6): Comparison of 3N and conventional NMOS

Conclusion

From the simulator result we can conclude the purposed device is unidirectional, hot carrier and have linear

characteristics plot which is very useful for low power switching application and 3N transistor can be used as constant current device for low power application.

Reference

- Jean-Pierre Colinge (2012) Nanowire Transistors without Junctions Tyndall National Institute University College Cork www.tyndall.ie.\
- A. Kranti, R. Yan, C.-W. Lee, I. Ferain, R. Yu (2012), Junctionless Nanowire Transistor (JNT): Properties and Design Guidelines Tyndall National Institute University College Cork, Cork, Ireland
- J. Colinge, C. Lee, A. Afzalian, N. Akhavan, R. Yan, I. Ferain, P. Razavi, B. O'Neill, A. Blake, M. White, A.-M. Kelleher, B.
- McCarthy, and R. Murphy (2010) Nanowire transistors without junctionsNat. Nanotechnol., vol. 5, no. 3, pp. 225-229.

- K. J. Kuhn, A. Murthy, R. Kotlyar, and M. Kuhn (2010), Past, present and future: SiGe and CMOS transistor scaling, ECS Trans, vol. 33, no. 6, pp. 3–17.
- C. Hu (2004) Device challenges and opportunities in VLSI Sym, Tech. Dig., pp. 4-5.
- ATLAS User's Manual, Silvaco (2000), Santa Clara, CA, USA. Yuhua Cheng, Chenming Hu (1999). MOSFET classification and
- operation.MOSFET modeling & BSIM3 user's guide. Springer. P.13.
- Jaeger, Blalock Microelectronic Circuit Design, IEEE Standard MOS transistor circuit symbols.
- H Shichman and DA Hodges (1968). Modeling and simulation of insulated-gate field-effect transistor switching circuits.IEEE Journal of Solid-state circuits SC-3: 285
- Norbert R Malik (1995). Electronic circuits: analysis, simulation, and design. Englewood Cliffs, NJ: Prentice Hall, pp. 315–3
- A.S.Sedra and K.C.Smith (2004). Microelectronic circuits (Fifth Edition ed.). New York: Oxford. p. 552.