Clock Tree Synthesis based on Wire length Minimization Algorithm

Neeraja John* and Ramesh P.†

*Department of ECE, Cochin University for Science and Technology, Kerala, India

Accepted 02 June 2015, Available online 09 June 2015, Vol.5, No.3 (June 2015)

Abstract

Clock Distribution Network is to be designed carefully to optimize many performance criteria like power, area and delay. The reduced process size necessitates better distribution strategies and algorithms. In this paper, a hierarchical clock network design by making use of the diagonal routes is presented. Buffers are introduced to get perfect pulse width, duty cycle and latency.

Keywords: Clock Tree Synthesis, Exact zero skew, Buffer insertion, delay minimization, Matlab, Spice

1. Introduction

Clock signals are typically loaded with the greatest fan out, travel over the longest distances and span the entire chip, and operate at the highest speeds of any signal, either control or data, within the entire system. The clock signals are particularly affected by technology scaling, because long global interconnect lines become much more highly resistive as line dimensions are decreased. This increased line resistance is one of the primary reasons for the growing importance of clock distribution on synchronous performance. Finally, the control of any differences in the delay of the clock signals can severely limit the maximum performance of the entire system as well as create catastrophic race conditions in which an incorrect data signal may latch within a register (E. G. Friedman, 2001). The control of any differences in the delay of the clock signals can severely limit the maximum performance of the entire system as well as create catastrophic race conditions in which an incorrect data signal may latch within a register. With the careful design of the clock distribution network, system-level synchronous performance can actually increase (Wann and Franklin, 1982; H.P. Bakoglu, 1990) and other special zero-skew methods (T.-H. Chao. et.al, 1992). Also there are other distributions like Bow-tie distribution (Masleid, 2008). Examining these distributions, we can find that diagonal routes are shorter than straight routes as in the case of X-tree and Bow-tie distributions. Shorter routes imply shorter delays and thus resulting in improved speed. The proposed distribution attains a reduction of up to 30% length in clock path.

In this paper, an algorithm which can generate the H-Tree and Bow-tie tree topologies is formulated. The hybrid structure of an H-tree and bow tie demonstrates the reduction of wire length due to the use of diagonal routes. The performance improvement is experimentally analyzed. The reduction in wire length will be reflected in the total area consumed by the routing strategy and thus the total chip size.

The remainder of this paper is organized as follows. Section 2 includes the preliminaries required to understand the paper, Section 3 gives problem formulation. Section 4 is composed of the major components of the algorithm. In Section 5, we present our results. Finally, we give our conclusion in Section 6.

2. Preliminary

The digital circuits are synchronized with the help of clock signals. The basic equation that rules the digital circuit design is

\[ CP \geq d_L + t_{skew} + t_{su} + t_{cQ} \]

This expression shows the important relationship between the clock period, the longest path delay, and the clock skew. Most major algorithms in the field of clock network design deals with minimizing the skew and delay. The clock routing step comes after the
placement step in a digital circuit design flow. To understand the effect of design steps, we need to model the interconnect parasitics that load the clock tree. Interconnect resistance and capacitance are the two parasitics to be modelled.

Interconnect resistance is determined as following.

\[ R_i = \frac{\rho L}{WH} \]

Where \( \rho \) is the resistivity of metal, \( L \) is the interconnect length, \( W \) is the interconnect width, and \( H \) is the interconnect thickness. Interconnect capacitance is modelled as

\[ C_i = K_c(C_{ox} + C_i) \]

Where

\[ C_{ox} = \varepsilon_{ox} \frac{WL}{t_{ox}} \]

and

\[ C_i = \varepsilon_{ox} \frac{LH}{L_s} \]

Based on the estimates for \( C_{ox} \) and \( C_i \), simple and accurate interconnect delay estimates may be calculated using Elmore delay model (R. S. Tsay, 2003). In this, the interconnects are treated as distributed RC trees.

3. Problem Statement

Given the ICs placement, the locations of blockages on the routing layers, the positions of all clock pins on the clock net and the location of clock pad along periphery of the chip, the problem can be defined as following: Construct a clock tree that optimizes the clock skew and wire length, subject to constraints on phase delay and the routing.

Clock tree synthesis is performed before routing other nets, so wire resources are fully available for the clock nets to utilize over the circuit.

Buffers are placed in order to reduce slew. Based on the wire type, the maximum distance between two buffers has to be found using SPICE simulations.

4. Methodology

In this paper, we propose an algorithm which minimizes wire length by using a structure called Bow-Tie along with conventional H-Tree structure. Delay is calculated by Elmore delay model.

4.1 Algorithm

The H-tree algorithm can be implemented using the steps as shown in Figure 1.

![Fig.1 The H-tree Topology Generation Steps](image)

Based on the approach of H-tree, the set of nodes are first partitioned into two equal sets and a connection is established. This is iteratively repeated until single clock sink remains. At each iteration, buffers are inserted based on the maximum distance between buffers using the information from SPICE simulations.

For obtaining bow–tie from H-tree, the wire length for H-tree is closely observed. Halfway from before the splitting point of wire to corner sinks, the diagonal is started and ends at the sinks. 30% reduction in wire length is obtained with this modification.

Fully balanced trees are preferable in clock network synthesis. In asymmetric structures, this obtained by reducing maximum interconnect capacitance.

In our case, to achieve the target, an iterative approach is required to partition the sinks. This naturally includes a sequence of recursive bi-partitioning processes. The procedure for above partitioning is given below.

---

Procedure Partition \((V_i)\)

---

Input: \(V_i \leftarrow \) The group of nodes to be merged in \(i^{th}\) iteration.

if \(|V_i| = 2\) then
    merge \((V_i', V_i'')\)
else if \(|V_i| < 4\) then
    return
else if \(|V_i| < 4\) then
    Build Bow-tie with \(|V_i|\)-2 edges inserted.
else
    Build H-Tree with \(|V_i|\)-2 edges inserted.
    Two groups \(V_i'\) and \(V_i''\) are formed.
    partition\((V_i')\)
    partition\((V_i'')\)
end if
end if
4.2 Layout

To study the effect of wire length on performance, drawing layout of the structures and simulating them is an effective method. The layout will essentially point towards the placement strategies to be followed inorder to reduce the wirelength. This is applicable for clock routes and other wiring networks as well.

5. Experimental Results

The experiments were done in two separate aspects but both pointing to the effectiveness of symmetric/fractal structures.

We implemented the clock distribution algorithm using MATLAB and simulations were done using SPICE and Cadence Virtuoso for layouts. The SPICE simulation was done on Linux platform. Circuits with 8, 16, 32 and 64 sink points were used for the purpose.

The total H-tree wire length is more than Bow-tie-H-tree hybrid wire length by about 30%. As the level of bow-tie increases, the wire length reduces as well, but at the cost of running time and complexity. Up to 2 level of bow-tie is feasible as per our observations.

![Fig.2 Examples for layout testing for wire length impact](image)

### Table 1 Experimental parameters

<table>
<thead>
<tr>
<th>S. No</th>
<th>H-tree</th>
<th>Modified H-tree</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>8</td>
<td>16</td>
</tr>
<tr>
<td>2</td>
<td>32</td>
<td>16</td>
</tr>
<tr>
<td>1</td>
<td>1560</td>
<td>117</td>
</tr>
<tr>
<td>2</td>
<td>717</td>
<td>400</td>
</tr>
</tbody>
</table>

The layouts of some structures were drawn to find the exact impact of wire length on delay or the performance. The drawn layout examples are shown below. H structures show tremendous difference from other structures, i.e. more than 50% difference is obtained.

### Conclusions

A modified H-tree algorithm based on wire length minimization due to use of diagonal shapes is presented. The algorithm was implemented in MATLAB and simulated using SPICE and a reduction in wire length is obtained. This reduces delay and thus provides an optimization method for symmetric digital circuits. Moreover analysis of layouts were done to prove the effectiveness of H structures. Buffer insertion is recursively that ensures pulse width and latency are maintained. More level of diagonal routes will lead to complexity.

### References


H. B. Bakoglu (1990), Circuits, interconnections, and packaging for VLSI.

