

Research Article

Flexible Divider with Reduced Area and Power

S.Preskovia^{†*} and P.Vigneswari[†]

[†]Department of Electronics and communication engineering, Faculty of Engineering, Avinashilingam Institute for Home Science and Higher Education for Women University, Coimbatore, India

Accepted 10 March 2015, Available online 15 March 2015, Vol.5, No.2 (April 2015)

Abstract

An efficient multiband flexible divider is designed for Bluetooth, Zigbee and other wireless standards and it is implemented using Xilinx ISE 9.1i and modelsim SE 10.0b. It consists of modified multi modulus prescaler and integrated P & S counter. The proposed system will have low power and area compared to existing system

Keywords: Flexible Divider, Zigbee, Bluetooth etc.

1. Introduction

In recent trends the feature size of the MOSFET'S is continuously shrinks. This attracts the research and development of low power radio frequency CMOS integrated circuits. In case of mobile wireless-communication, low power operation are of crucial importance as the battery lifetime is limited by the power consumption. Low power also helps to reduce the operating temperature and results in stable performance. In last few years various wireless standards have been developed for various applications.

To achieve low power, division operations were performed using hardware module divider. Since they were not convenient to use, synchronous techniques came to practice. In synchronous technique the presence of clock signal may cause clock skew and dynamic power consumption. To overcome this disadvantage asynchronous techniques are used instead of synchronous.

In order to minimize the manufacture cost silicon wafers are used. The step size of the fractional-N synthesizer is reduced because of reference frequency. So frequency divider (FD) or prescaler are used to support multi standard application. The function of the prescaler is to generate a signal whose frequency is a fraction of input frequency. The prescaler operates at high frequency and power consumption is high. There are three types of frequency divider they are given below

- 1) Flip-flop based frequency divider.
- 2) Regeneration frequency divider.
- 3) Phase-locked loop frequency divider.

Usually synthesizer consists of voltage controlled oscillator (VCO). Some type of synthesizer will also use counter. The synthesizer can be an integer-N type with programmable counter. The integer can also be called as integer frequency divider or fractional-N type synthesizer.




Fig 1 Multiband flexible divider

2. Wideband E-TSPC 2/3 Prescaler

The extended true single-phase clock (E-TSPC) 2/3 prescaler operates at higher frequency and consumes more power where TSPC 2/3 Prescaler operates at low frequency and consumes low power. To overcome this problem a wideband single-phase clock 2/3 prescaler is used in this design. The extended wideband single-phase clock 2/3 prescaler consists of flip-flop and NOR gates.

Modified prescaler replaces the NOR gate with PMOs switch and bubbled AND gate. The bubbled AND gate doesn't require any additional transistors. When MC =1 the PMOS switch is opened and prescaler operates at divide-by 2 mode. When MC =0 the PMOS switch is closed that allows the out of flip-flop1 to flow through bubbled AND gate and operates at divide-by 3 mode. While operating in divide-by 2 mode only flip-flop2 is ON thus saving half of the power.

*Corresponding author S.Preskovia is a P.G.Scholar, II M.E VLSI Design and P.Vigneswari is working as Assistant Professor




Fig 2 Wideband single-phase clock 2/3 prescaler

3. Multimodulus 32/33/47/48 Prescaler

The multimodulus prescaler consist of 2/3 prescaler block with asynchronous divider, 2:1 mux and logic gates. This prescaler is capable of dividing frequency by 32,33,47,48. They reduce the complexity of multiband divider and save the power consumption. Depending upon the sel signal the prescaler decides to divide the frequency by 32/33 or by 47/48.




Fig 3 Multi modulus 32/33/47/48 prescaler

A. Case 1: sel = '0'

Sel is given as control signal to 2:1 mux. The two inputs of mux are A and B, where A is the direct output driven from NAND2 gate and B is the inverted output of NAND2 gate. When sel=0 the mux select the input A and give it to the input of 2/3 prescaler. The multi modulus prescaler operates as 32/33 prescaler. MOD is the logic signal that controls division ratio.

When MOD=1 then output of NAND2 gate is logical '1' and MC = '1' the prescaler operates as divide-by-2 mode.

The division ratio N is

$$N = (AD * N_1) + (0 * (N_1 + 1)) = 32$$

Where N1 = 2 and AD = 16 prescaler operates as divide-by-3 mode. If MOD = 0, then MC is logically '1' for 30 input clock cycles thus prescaler operates at divide-by-2 mode and mc is logically '0' for remaining 3 clock cycles.

The division ratio N+1 is

$$N + 1 = ((AD - 1) * N_1) + (1 * (N_1 + 1)) = 33$$

B. Case 2: Sel = '1'

When sel = 1 the mux select the input b and give it to the input of 2/3 prescaler. The multi modulus prescaler operates as 47/48 prescaler.

When MC = '1' the prescaler operates ad divide-by-3 mode.

When MOD = '1' the division ratio N+1 is

$$N+1 = (AD * (N_1 + 1)) + (0 * N_1) = 48$$

If MOD='0' the division ratio N is

$$N = ((AD - 1) * (N_1 + 1)) + (1 * N_1) = 47$$

4. Integrated P & S Counter

They consist of integrated P & S counter with AND and XNOR logic gates. S counter has 6 bit cells (C₀, C₁, C₂, C₃, C₄ and C₅) and P counter consist of 7 bit cells (P₀, P₁, P₂, P₃, P₄, P₅ and P₆). The values for S counter are assigned and P counter starts to count until it reaches the value of S counter. Once it reaches then the output of XNOR gate will be set '1' else the output of XNOR will be '0'. Now all output of XNOR(X₁, X₂, X₃, X₄, X₅ and X₆) is given to AND gate. If P₆ is logical '1' then it is given as input to AND2 gate along with output of AND1 gate. If the output of AND2 gate is logically '1' then MOD signal is set. If P₆ is logical '0' then it is given to Reset the MOD signal.




Fig 4 Integrated S & P counter

Power summary:	I(mA)	P(mW)
Total estimated power consumption:		19
Vccint 1.20V:	5	6
Vccaux 2.50V:	7	18
Vcco25 2.50V:	0	0
Clocks:	0	0
Inputs:	0	0
Logic:	0	0
Outputs:	0	0
Vcco25:	0	0
Signals:	0	0
Quiescent Vccint 1.20V:	5	6
Quiescent Vccaux 2.50V:	7	18

Conclusion

In this paper, a modified 2/3 prescaler and integrated P & S counter makes the circuit simple. The circuit simplicity path and reduced power consumption. Post layout simulation result proved its advantage in power, speed and layout area against previous designs.

References

H. R. Rategh et al. (May 2000.), A CMOS frequency synthesizer with an injected locked frequency divider for 5-GHz wireless LAN receiver, IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 780-787

- P. Y. Deng et al. (February. 2009), A 5 GHz frequency synthesizer with an injection locked frequency divider and differential switched capacitors, *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 2, pp. 320–326.
- L. Lai Kan Leung et al. (January. 2008), A 1-V 9.7-mW CMOS frequency synthesizer for IEEE 802.11a transceivers, *IEEE Trans. Microw. Theory Tech.*, vol. 56, no. 1, pp. 39–48.
- Y. Ji-ren et al. (February 1987), A true single-phase-clock dynamic CMOS circuit technique, *IEEE J. Solid-State Circuits*, vol. 24, no. 2, pp. 62–70.
- S. Pellerano et al. (February. 2004), A 13.5-mW 5 GHz frequency synthesizer with dynamic-logic frequency divider, *IEEE J. Solid-State Circuits*, vol. 39, no. 2, pp. 378–383.
- V. K. Manthena et al. (November 2007), A low power fully programmable 1 MHz resolution 2.4 GHz CMOS PLL frequency synthesizer, in *Proc. IEEE Biomed. Circuits Syst. Conf.*