

Research Article

Design and FPGA Implementation of Address Generator using Different Modulation Schemes for WiMAX Deinterleaver

M.Dhruvakumar^{A*}, M.C.Chandrashekar^A and M.Z.Kurian^A^ADept. of ECE, Sri Siddhartha Institute of Technology, Tumkur, Karnataka, India

Accepted 28 May 2014, Available online 01 June 2014, Vol.4, No.3 (June 2014)

Abstract

Wireless technology is emerged has the vibrant research areas in the modern communication industry. The IEEE 802.16e has defined a standard called mobile WiMAX and emerged as the latest wireless technology that has promised to offer Broadband Wireless Access over long distance. The OFDM technique is used in WiMAX to obtain high data rate in addition to reducing the effects of inter symbol interference and inter channel interference. This paper proposes an algorithm to model the Address Generation circuitry of WiMAX Deinterleaver using Verilog on FPGA platform with all code rates and modulation schemes of IEEE 802.16e standard. The implementation of floor function in FPGA is very difficult in IEEE 802.16e standard. Hence the requirement of floor function can be eliminated by using a simple mathematical algorithm. The main scope of the work is to concentrate on performance improvement by reducing interconnection delay, lesser power consumption, and efficient resource utilization by comparing with prevailing technique.

Keywords: Deinterleaver/Interleaver circuit, Wireless systems, QPSK, QAM

1. Introduction

IEEE has developed standards for mobile BWA (IEEE802.16e) popularly referred to as mobile WiMAX (B. Li, Y. Qin, C. P. Low, and C. L. Gwee.et.al, 2007). Rapid increase in use of Internet makes the quest of Broadband Wireless Access (BWA) as an alternative solution to Digital Subscriber Line (DSL) or cable modem for Internet access.

The channel interleaver employed in the WiMAX transceiver plays a vital role in minimizing the effect of burst error. Memory utilization and frequent memory accesses time are a crucial part of inter leaver design. Basically, the interleaving technique is to reorder the encoded data such that the adjacent bits can now become nonadjacent which can help handling the burst error occurring in those channels with memory. Although the basic concept of interleaving is straight-forward, the way of data reorder can be quite complex. In addition, to reorder a sequence of data requires a large memory buffer and frequent memory access such that the deinterleaver may become a crucial part of the overall decoder circuit in both area and power. Therefore, how to design an efficient deinterleaving circuit is very important (Y. N. Chang and Y. C. Ding *et al*, 2007).

In this paper, a novel, less-complexity, high-speed, and efficient resource address generator for the channel

deinterleaver used in the WiMAX transceiver eliminating the requirement of floor function is proposed. Very few works related to hardware implementation of the project is used the interleaver/deinterleaver used in a WiMAX system is available in the literature. The work in (B. K. Upadhyaya *et al*, 2010) demonstrates the grouping of incoming data streams into the block to reduce the frequency of memory access in a deinterleaver using a conventional lookup table (LUT)- based CMOS address generator for WiMAX. A low cost and re-configurable architecture for address computation is always beneficial. IEEE 802.16e (R..Asghar *et al*, 2009) called WiMAX is being used in the communication industry with many variants in channel coding, like different block sizes and different modulation schemes (e.g. BPSK, QPSK, 16 QAM and 64-QAM).

The type of interleaver used here is the block interleaver, in which the data is written sequentially in a memory and read in a random order after applying certain permutations.. Some work (Y. N. Chang and B. K. Upadhyaya *et.al*) has been published for the hardware implementation of WiMAX interleaver in different scenarios, but no mathematical formulation has been proposed behind the implementation. This paper emphasizes on reduction in complexity of the address generation by 2-D transformation of the original interleaving functions. Software simulation using ModelSim is performed to verify the functionality of the proposed algorithm and hardware. FPGA implementation results along with their possible comparison with recent similar work have been made. Use of FPGA's embedded

*Corresponding author **M.Dhruvakumar** is a M.E. [VLSI], student; **M.C.Chandrashekar** and **Dr. M.Z.Kurian** are working as Associate Professors and HOD respectively

multiplier provides performance improvement by reducing interconnection delay, resource and power consumption compared with a configurable logic block-based multiplier

2. Related Work

2.1 WiMAX channel interleaver

The blocks of a WiMAX transceiver are shown in fig.1. The output of source is randomized before being encoded by two Forward Error Correction (FEC) coding techniques, namely, Reed–Solomon (RS) and Convolutional Coding (CC). The channel interleaver permutes the encoded bit stream to reduce the effect of burst error. When Convolutional Turbo Code (CTC) is used for FEC, being used as optional in WiMAX, hence the channel interleaver is not required; CTC itself includes an interleaver within it (7). Modulation and construction of the orthogonal multiplexing symbols are performed by the two subsequent blocks, namely, mapper and Inverse Fast Fourier Transform (IFFT) of Fig.1. In the receiver end, the blocks are organized in the reverse order to obtain the restoration of the original data sequence at the output (M. N. Khan et al, 2008).




Fig. 1: Overview of WiMAX Transciever(3)

Two-dimensional block interleaver/deinterleaver structure, is used as a channel interleaver/deinterleaver in the WiMAX system, is described in fig.2.It consists of two memory blocks, namely, M-1/2 and an address generator. In block interleaving, when one memory block is being written, the other is read, and vice versa. When sel =1, write enabled signal WE of M-1 is active. During this time, the input data stream is written in M-1 as it receives the write addresses. Simultaneously, an interleaved data stream is read from M-2 as it is supplied with the read addresses. After the memory blocks are written/read up to the desired location as specified by interleaver depth, the status of sel signal is changed to swap the write/read operation() R. Asghar et al, 2009).




Fig. 2 : Interleaver/Deinterleaver Structure

The block interleaver/deinterleaver exploits different depths ‘N_{cbps}’ to incorporate various code rates and modulation schemes for IEEE 802.16e. The data stream obtained from the RS-CC encoder is permuted by using the two-step processes described by (1) and (2).

$$m_k = \left(\frac{N_{cbps}}{d} \right) \cdot (k \% d) + \left\lfloor \frac{k}{d} \right\rfloor \tag{1}$$

$$j_k = s \cdot \left\lfloor \frac{m_k}{s} \right\rfloor + \left(m_k + N_{cbps} - \left\lfloor \frac{d \cdot m_k}{N_{cbps}} \right\rfloor \right) \% s \tag{2}$$

The number of columns is represented by d (= 16/12 for WiMAX); m_k and j_k are the outputs after the first and second steps, respectively; and k varies from 0 to N_{cbps} – 1. s is a parameter defined as s = N_{cpc}/2, where N_{cpc} is the number of coded bits per the subcarrier, i.e., 2, 4, or 6 for QPSK, 16- QAM, respectively. Modulo and floor functions are represented by percent and $\lfloor \cdot \rfloor$, respectively.

Table 1 Permitted Interleaver/Deinterleaver depth in IEEE 802.16e for all code rates and Modulation type

Modulation Scheme	QPSK (s=1)		16-QAM (s=2)		64-QAM (s=3)		
	1/2	3/4	1/2	3/4	1/2	3/4	5/6
Interleaver Depth, N _{cbps} in bits	96	144	192	288	288	384	432
	192	288	384	576	576	-	-
	288	432	576	-	-	-	-
	384	576	-	-	-	-	-
	480	-	-	-	-	-	-
	576	-	-	-	-	-	-

2.2 Expressions for Deinterleaver

The deinterleaver performs the inverse operation, is also permuted by two step processes, i.e., (3) and (4). Let m_j and k_j define the first and second level of permutations for the deinterleaver, where j is the received bits index within a block of N_{cbps} bits.

$$m_j = s \cdot \left\lfloor \frac{j}{s} \right\rfloor + \left(j + \left\lfloor \frac{d \cdot j}{N_{cbps}} \right\rfloor \right) \% s \tag{3}$$

$$k_j = d \cdot m_j - (N_{cbps} - 1) \cdot \left\lfloor \frac{d \cdot m_j}{N_{cbps}} \right\rfloor \tag{4}$$

Eqns.(3) and (4) perform inverse operation of (2) and (1), respectively. Due to the presence of a floor function in (3) and (4), their direct implementation on an FPGA chip is not feasible.

3. QPSK (Quadrature Phase Shift Keying)

Quadrature means the signal shifts among phase states that are separated by 90 degrees. The signal shifts as 90 degrees increments from 45° to 135°, - 45° (315°), or -135° (225°) data into the modulator and is separated into two channels called I and Q. These two bits are transmitted one per channel simultaneously (Dhruva et al, 2014). A better way to represent PSK schemes is using diagram. The points are shown in the complex plane where, in this regard, the

real and imaginary axis are termed as in-phase and quadrature axes respectively due to their 90° separation. In PSK, the constellation points chosen are positioned with uniform angular spacing to give maximum phase-separation between adjacent points around a circle and thus the best immunity to corruption. They are positioned on a circle to transmit all of them with the same energy.




Fig. 3: Constellation diagram for QPSK

3.1 QAM (Quadrature amplitude modulation)

Quadrature amplitude modulation is both an analog and a digital modulation scheme. It sends two analog message signals, or two digital bit streams, by modulating the amplitudes of two carrier waves, using the amplitude-shift keying(ASK) digital modulation scheme or amplitude modulation (AM) analog modulation scheme. The two carrier waves, that are sinusoids, are out of phase with each other by 90° and hence are called quadrature components — hence the name of the scheme. The modulated waves are added, and the resulting waveform is a combination of both phase-shift keying (PSK) and amplitude-shift keying (ASK), or (in the analog case) of phase modulation (PM) and amplitude modulation. In the digital QAM, a finite number of at least two phases and at least two amplitudes are used. PSK modulators are usually designed using the QAM principle, but are not considered as QAM since the amplitude of the modulated carrier signal is constant. QAM is used widely as a modulation scheme for digital telecommunication systems. Arbitrarily high spectral efficiencies can be achieved with QAM by setting a finite constellation size, limited only by the noise level and linearity of the communications channel.

3.2 16-QAM: (16-state quadrature amplitude modulation)

Four I values and four Q values are used, yielding four bits per symbol 16 states since $2^4 = 16$.




Fig. 3.1: Constellation diagram for 16-QAM

Theoretical bandwidth efficiency is four bits/second/Hz.data is split into two channels, I and Q. As with QPSK, each channel will take on two phases. However, 16-QAM also accommodates two intermediate amplitude values. Two bits are routed to each channel simultaneously. The two bits to each channel are added, then applied to the respective channel’s modulator (Dhruva et al,2014).




Fig. 3.2: Constellation diagram for 64-QAM

3.3 Design Methodology of Address Generator

The deinterleaver address for the first four rows and five columns of each modulation type

- N_{cbps} =no.of code words=96
- J =row numbers=0,1,.....(d-1).
- i =column numbers=0,1,.....(N_{cbps}/d)-1.
- K_n =deinterleaver addresses.
- No.of rows= $d=16$ (fixed) .
- No.of columns= $N_{cbps}/d=96/16=6$.

4. The Proposed Algorithm

The following algorithm for the QPSK ,16-QAM and 64-QAM modulation schemes are proposed. These algorithm are also tested on MATLAB. Results obtained are verified with the previous MATLAB program for all code rates and modulation schemes of the WiMAX deinterleaver.

A. QPSK

```

Initialize Ncpbs and d
For j=0 to d-1, j++
  For i=0 to (Ncpbs/d)-1, i++
     $K_n = d * i + j$ 
  end for
end for
    
```

B.16-QAM

```

initialize Ncbps and d
for j = 0 to d - 1, j ++
  for i = 0 to (Ncbps/d) - 1, i ++
    if (j mod 2 = 0)
       $kn = d * i + j$ 
    else
      if (imod 2 = 0)
         $kn = d * (i + 1) + j$ 
      else
    
```

```

kn = d *(i - 1) + j
end if
end if
end for
    
```

C. 64-QAM

```

initialize Ncbps and d
for j = 0 to d - 1, j ++
for i = 0 to (Ncbps/d) - 1, i ++
if (j mod 3 = 0)
kn = d * i + j
elseif (j mod 3 = 1)
if (imod 3 = 2)
kn = d * (i - 2) + j
else
kn = d * (i + 1) + j
end if
else
if (imod 3 = 0)
kn = d * (i + 2) + j
else
kn = d * (i - 1) + j
end if
end if
end for
    
```

Table 2 Determination of correlation between address (B. K. Upadhyaya et al, 2011)

ROW No.(j)	Column No.(i)	0	1	2	3	4
0	Ncbps=96bits QPSK	d.0+0=0	d.1+0=16	d.2+0=32	d.3+0=48	d.4+0=64
		d.0+1=1	d.1+1=17	d.2+1=33	d.3+1=49	d.4+1=65
		d.0+2=2	d.1+2=18	d.2+2=34	d.3+2=50	d.4+2=66
		d.0+3=3	d.1+3=19	d.2+3=35	d.3+3=51	d.4+3=67
1	Ncbps=192bits 16-QAM	d.0+0=0	d.1+0=16	d.2+0=32	d.3+0=48	d.4+0=64
		d.1+1=17	d.0+1=1	d.3+1=49	d.2+1=33	d.5+1=81
		d.0+2=2	d.1+2=18	d.2+2=34	d.3+2=50	d.4+2=66
		d.1+3=19	d.0+3=3	d.3+3=51	d.2+3=35	d.5+3=83
2	Ncbps=576bits 64-QAM	d.0+0=0	d.1+0=16	d.2+0=32	d.3+0=48	d.4+0=64
		d.1+1=17	d.2+1=33	d.0+1=1	d.4+1=65	d.5+1=81
		d.2+2=34	d.0+2=2	d.1+2=18	d.5+2=82	d.3+2=50
		d.0+3=3	d.1+3=19	d.2+3=35	d.3+3=51	d.4+3=67

5. Transformation into Circuit

The address generator of the WiMAX deinterleaver with QPSK, 16-QAM and 64-QAM hardware is as shown in Fig 5. The QPSK hardware has a row counter RWC₀ to generate row numbers between 0 and d - 1. A column counter CLC₀ with multiplexer M₀ and comparator C₀ generate the variable column numbers to implement permissible N_{cbps}. A multiplier M₀ and an adder A₀ perform the desired operations to implement deinterleaver address for QPSK. The address generator for 16-QAM follows as similar structure, such as that of QPSK with few additional modules. These modules are designed with an incrementer, a decremter, two modulo-2 blocks, and

two multiplexers, as shown in fig. 5.2. The design procedure used in 16-QAM is extended in 64-QAM to meet this requirement with the use of additional hardware and is shown in fig. 5.3. A simple upcounter generates the read addresses for the 2-D deinterleaver




Fig 5.1: Hardware structure of the address generator for QPSK




Fig .5.2.: Hardware structure of the address generator for 16-QAM




Fig .5.3: Hardware structure of address generator for 64-QAM.

Implementation of the following blocks is done using verilog hardware description language. The design is optimized in the sense that common logic circuits such as multiplier, adder, rowcounter, and column counter are

shared while generating addresses for any modulation type.




Fig.5.4:Top-level view of complete deinterleaver address generator

6. Simulation Results

The proposed hardware of the address generator is implemented using HDL Verilog using the Xilinx ISE. Simulation results are obtained for all permissible modulation types and code rates using ModelSimXE-III.




Fig.6.1 Simulation results for QPSK Address




Fig.6.2 Simulation results for 16- QAM Address




Fig.6.3 Simulation results for 64-QAM Address(Dhruva et al,2014)

The Verilog program developed for the proposed WiMAX deinterleaver address generator is downloaded on the Xilinx Virtex-4.

Table 3 shows the comparison between the two implementations with respect to FPGA resources. In spite of the smart use of block RAM in LUT-based approach, this brief results in a significant reduction in occupancy of FPGA slices (by 94.33%), flip flops (by 78%), and four input LUTs (by 94%). This comparison clearly proves the low complexity and hardware efficiency of our design over the conventional technique.

Table 3 Comparison Between the proposed and Lut-Based Technique

FPGA Parameters	Performance of proposed technique using Spartan-3	Performance of LUT-based technique	%Reduction/i improvement in Resource Utilization	Remarks
No. of Slices	1%	17.66%	-94.33	Significant Reduction
Flip-flops	1%	0.78%	-78	Significant Reduction
4-input LUT'S	1%	17.15%	-94.16	Reduction

FPGA Parameters	Performance of proposed technique using VIRTEX-4
No. of Slices	1%
Flip-flops	0%
4-input LUT'S	1%
Maximum frequency	275.740MHz

Conclusion

This paper proposes a novel algorithm including proof for address generation circuitry of the WiMAX channel deinterleaver supporting QPSK and 16-QAM modulation patterns and all possible code rates as per IEEE 802.16e. The proposed algorithm is converted into an optimized digital hardware circuit. The hardware is implemented on the Xilinx FPGA using Verilog. Comparison of our proposed work with a conventional LUT-based method and also with a recent work show significant improvement on resource utilization and operating frequency.

References

B. Li, Y. Qin, C. P. Low, and C. L. Gwee (Dec. 2007), A survey on mobile WiMAX, IEEE Commun. Mag., vol. 45, no. 12, pp. 70–75.

Y. N. Chang and Y. C. Ding (2007), —A low-cost dual mode deinterleaver design, in Proc Int. Conf. Consum. Electron, pp. 1–2.

B. K. Upadhyaya, I. S. Misra, and S. K. Sanyal (2010), Novel design of address generator for WiMAX multimode interleaver using FPGA based finite state machine, in Proc. 13th Int. Conf. Comput. Inf. Technol., Dhaka, Bangladesh, , pp. 153–158.

B. K. Upadhyaya and S. K. Sanyal (Feb 2011.), —Design of A Novel FSM based Reconfigurable Multimode Interleaver for WLAN Application, I IEEE Commun. Mag

R. Asghar and D. Liu (2009), —2D realization of WiMAX channel interleaver for efficient hardware implementation, in Proc. World Acad. Sci. Eng. Technol., Hong Kong, , vol. 51, pp. 25–29.

A. A. Khater, M. M. Khairy, and S. E.-D. Habib (2009.), Efficient FPGA implementation for the IEEE 802.16e interleave in Proc. In Conf. Microelectron., Marrakech, Morocco, pp. 181–184.

Local and Metropolitan Networks (2004)—Part 16: Air Interface for Fixed Broadband Wireless Access Systems, IEEE Std. 802.16..

M. N. Khan and S. Ghauri (2008), —The WiMAX 802.16e physical layer model, in Proc. IET Int. Conf. Wireless, Mobile Multimedia Netw., Mumbai, India, , pp. 117–120.

M.Dhruvakumar, M.C.Chandrashekhkar and M.Z.Kurian (2014), A Low Complexity Address Generator For WiMAX Deinterleaver, in proc. National Conf. Emerging Trends in Electronics and Communication., Bellur, Karnataka, , pp. 366-369.

Dhruvakumar, M.C.Chandrashekhkar and Dr M.Z.Kurian (April 2014), - High performance efficient address generator for wimax deinterleaver, in Proc. IJIRCCCE Int. Conf Vol. 2, Issue 4