Author : Syed Sameer Rashid, Swati R. Dixit and A.Y.Deshmukh

Edge is basic feature of image and it is to be detected using various methods which are used for image enhancement, image segmentations, tracking etc. In this paper, a canny edge detection algorithm which is based on VHDL is proposed. Generally images are affected by noise; to reduce the effect of noise Gaussian filtering is used. It also performs image smoothing.The aim of this paper is to develop an edge detection which automatically detects edges of digital image. The complete design of canny edge detector algorithm followed by the Gaussian filtering is done on Xilinx System Generator (XSG).The complete design combines MATLAB, Simulink and XSG. The VHDL code is generated by using Xilinx system generator (XSG). Further the generated VHDL code is synthesize in Xilinx ISE Design Suit 13.1.

Keywords: Edge Detection, Canny Edge Detection, Gaussian filtering, FPGA, Xilinx System Generator (XSG).

Article published in International Journal of Current  Engineering  and Technology, Vol.4,No.2 (April- 2014)