News Updates Sunday 21st Apr 2019 :
  • Welcome to INPRESSCO, world's leading publishers, We have served more than 10000+ authors
  • Articles are invited in engineering, science, technology, management, industrial engg, biotechnology etc.
  • Paper submission last date of March/April 2019 is 24 April 2019, Submit online or at
  • Our journals are indexed in NAAS, University of Regensburg Germany, Google Scholar, Cross Ref etc.
  • DOI is given to all articles

To Study and Characterisation of N N+ N Nanowire Transistor (Junctionless) using 2D ATLAS Simulator

Author : Akash Kumar Gupta, Anil Kumar and A.K. Jaiswal

Pages : 2203-2206
Download PDF

A polysilicon gated N N+ N silicon substrate junctionless nanowire transistor purposed in this paper. Conduction mechanisms in junctionless nanowire transistors (gated resistors) are compared to inversion-mode and accumulation-mode MOS devices uses bulk conduction.The current drive is controlled by dopping concentration concentration. Its characteristics demonstrated and compared with conventional N-MOS transistor using 2D-ATLAS simulator. The result shows that junctionless transistor has a number of desirable features, such as linear variation of Id with control gate voltage, low leakage current and threshold, effect of different control gate voltage studied and demonstrated in the paper.

Keywords: N N+ N transistor (3N), Threshold voltage, Leakage current, Back current, 2D-ATLAS

Article published in International Journal of Current  Engineering  and Technology, Vol.4,No.3 (June- 2014)



Call for Papers
  1. IJCET- March/April 2019 Issue

    Submission Last Date
    24 April
  2. DOI is given to all articles
  3. Current Issue
  4. IJTT-June-2019
  5. IJAIE-June-2019
  6. IJCSB-June-2019
  • Inpressco Google Scholar
  • Inpressco Science Central
  • Inpressco Global impact factor
  • Inpressco aap

International Press corporation is licensed under a Creative Commons Attribution-Non Commercial NoDerivs 3.0 Unported License
©2010-2018 INPRESSCO® All Rights Reserved