News Updates Sunday 20th Jan 2019 :
  • Welcome to INPRESSCO, world's leading publishers, We have served more than 10000+ authors
  • Articles are invited in engineering, science, technology, management, industrial engg, biotechnology etc.
  • Paper submission last date of Jan/Feb 2019 is 20 Jan 2019, Submit online or at editor.ijcet@inpressco.com
  • Our journals are indexed in NAAS, University of Regensburg Germany, Google Scholar, Cross Ref etc.
  • DOI is given to all articles

Sub word Partitioning and Signal Value based Clock gating Scheme for Low Power VLSI Applications


Author : A. Ranganayakulu and K. Satya Prasad

Pages : 1762-1770
Download PDF
Abstract

The low power optimization techniques are very crucial for next generation wireless communication and battery powered signal processing applications. Several low power optimization techniques at circuit level and device level were implemented in past two decades to achieve low power design. However the continuously growing low power demand motivates researchers to evolve even low power designs. The architecture level low power optimization is possible for signal processing and in communication applications, considering the dynamically fluctuating signal value. The work given here presents the subword partitioning and signal value based dynamic clock gating method to achieve low power implementation without compromising on the performance. A scalable subword based clock gating scheme is presented here. A novel no-information based detection scheme is used to power down sequential and combinational logic specific to each subword. A four bit subword register is used for validating the proposed low power scheme. The circuit is designed at schematic level and extracted netlist is simulated with 130 nm CMOS model file. The simulation results for clock gating scheme demonstrated average power optimization of 21% when compared to simulation results without clock gating scheme. The future work is aimed to achieve higher power savings for developing combinational logic with power gating feature.

Keywords: Low power, data driven clock gating, dynamic power, CMOS 130 nm, CMOS, average power analysis

Article published in International Journal of Current Engineering and Technology, Vol.5, No.3 (June-2015)

 

Call for Papers
  1. IJCET- Jan/Feb 2019 Issue

    Submission Last Date
    20 Jan
  2. DOI is given to all articles
  3. Current Issue
  4. IJTT-March-2019
  5. IJAIE-March-2019
  6. IJCSB-March-2019
  • Inpressco Google Scholar
  • Inpressco Science Central
  • Inpressco Global impact factor
  • Inpressco aap

International Press corporation is licensed under a Creative Commons Attribution-Non Commercial NoDerivs 3.0 Unported License
©2010-2018 INPRESSCO® All Rights Reserved