News Updates Thursday 25th Apr 2019 :
  • Welcome to INPRESSCO, world's leading publishers, We have served more than 10000+ authors
  • Articles are invited in engineering, science, technology, management, industrial engg, biotechnology etc.
  • Paper submission last date of March/April 2019 is 24 April 2019, Submit online or at
  • Our journals are indexed in NAAS, University of Regensburg Germany, Google Scholar, Cross Ref etc.
  • DOI is given to all articles

Low power VLSI design approach for 16 bit binary counter to reduce power

Author : Shilpa Shrigiri and Yojna Bellad

Pages : 344-347
Download PDF

Gating of the clock signal in VLSI chips is nowadays a mainstream design methodology for reducing switching power consumption. As a consequence many techniques have been proposed to reduce power dissipation. This paper gives the circuit level design of a 16-bit binary counter implemented with clock gating at nibble (4-bit) level. It also gives the power comparison between the normal implementation and the one with clock gating in terms of power. Mentor Graphics tool is used to obtain the gate level hardware design and its simulations. This analysis stresses the use of clock gating as an efficient power reduction technique.

Keywords: Low power design, binary counter, flip-flops, clock gating, power dissipation, clock distribution network, EDA tools, overhead.

Article published in the Proceedings of National Conference on ‘Women in Science & Engineering’ (NCWSE 2013), SDMCET Dharwad




Call for Papers
  1. IJCET- March/April 2019 Issue

    Submission Last Date
    24 April
  2. DOI is given to all articles
  3. Current Issue
  4. IJTT-June-2019
  5. IJAIE-June-2019
  6. IJCSB-June-2019
  • Inpressco Google Scholar
  • Inpressco Science Central
  • Inpressco Global impact factor
  • Inpressco aap

International Press corporation is licensed under a Creative Commons Attribution-Non Commercial NoDerivs 3.0 Unported License
©2010-2018 INPRESSCO® All Rights Reserved