News Updates Thursday 25th Apr 2024 :
  • Welcome to INPRESSCO, world's leading publishers, We have served more than 10000+ authors
  • Articles are invited in engineering, science, technology, management, industrial engg, biotechnology etc.
  • Paper submission is open. Submit online or at editor.ijcet@inpressco.com
  • Our journals are indexed in NAAS, University of Regensburg Germany, Google Scholar, Cross Ref etc.
  • DOI is given to all articles

Low Power Implementation of Sequential Circuits using Reversible Logic Gates


Author : A.Veera Lakshmi and Suresh Sagadevan

Pages : 2108-2111
Download PDF
Abstract

In the recent years, reversible logic has emerged as a promising technology having its applications in low power CMOS, quantum computing, nano technology and optical computing. Reversible logic circuits provide low power dissipation as well as distinct output assignment for each distinct input. The classical gates such as the NAND, AND, NOR, OR, XOR and XNOR are not reversible. This paper demonstrates the reversible logic synthesis Oof sequential circuits. The circuit is designed using only reversible NOT gate, AND/NAND gate, OR/NOR gate and XOR gate. The proposed sequential circuits have been simulated in tanner. The comparative results show that the proposed design is much better in terms of power.

Keywords: Reversible logic, Reversible gates, CMOS implementation, Flip-flops.

Article published in International Journal of Current  Engineering  and Technology, Vol.4,No.3 (June- 2014)

 

 

Call for Papers
  1. IJCET- March/April 2024 Issue

    Submission Last Date
    30 April 2024
  2. DOI is given to all articles
  3. Current Issue
  4. IJTT-March-2024
  5. IJAIE-March-2024
  6. IJCSB-March-2024
  • Inpressco Google Scholar
  • Inpressco Science Central
  • Inpressco Global impact factor
  • Inpressco aap

International Press corporation is licensed under a Creative Commons Attribution-Non Commercial NoDerivs 3.0 Unported License
©2010-2023 INPRESSCO® All Rights Reserved