News Updates Tuesday 23rd Apr 2024 :
  • Welcome to INPRESSCO, world's leading publishers, We have served more than 10000+ authors
  • Articles are invited in engineering, science, technology, management, industrial engg, biotechnology etc.
  • Paper submission is open. Submit online or at editor.ijcet@inpressco.com
  • Our journals are indexed in NAAS, University of Regensburg Germany, Google Scholar, Cross Ref etc.
  • DOI is given to all articles

Harmonics Mitigation and Switching loss reduction using Cascaded Multilevel Based Half Bridge and Full Bridge Inverter System


Author : Dasareddy Mohanreddy and Tenapalli Gowri Manohar

Pages : 701-712
Download PDF
Abstract

Multilevel converters have been introduced as static high-power converters for medium- to high voltage applications such as large electric drives, reactive power compensations, and FACTS devices. The multilevel converters synthesize a desired stepped output voltage waveform by the proper arrangement of the power semiconductor devices from several lower dc voltage sources. The main advantage of multilevel converters is the use of mature medium power semiconductor devices, which operate at reduced voltages. As a result, the switching losses and voltage stress on power electronic devices are reduced. Also, the output voltage has small voltage steps, which results in good power quality, low-harmonic components, and better electromagnetic compatibility. Multilevel converters have obtained more and more attention in recent years and new topologies with a wide variety of control strategies have been developed. Among the multilevel Converters, the cascaded H-bridge topology (CHB) is particularly attractive in high-voltage applications, because it requires the least number of components to synthesize the same number of voltage levels.This paper gives the MATLAB/SIMULINK analysis of three-phase, five-level and seven level cascaded multilevel voltage source inverter based DSTATCOM and active power filter with various PWM techniques for power line conditioning to improve power quality in the power distribution network.

Keywords: PWM technique, Cascaded multilevel voltage source inverter, Cascaded H- Bridge topology , Harmonics, Power quality

Article published in International Journal of Current  Engineering  and Technology, Vol.3,No.2 (June- 2013)

 

 

 

Call for Papers
  1. IJCET- March/April 2024 Issue

    Submission Last Date
    30 April 2024
  2. DOI is given to all articles
  3. Current Issue
  4. IJTT-March-2024
  5. IJAIE-March-2024
  6. IJCSB-March-2024
  • Inpressco Google Scholar
  • Inpressco Science Central
  • Inpressco Global impact factor
  • Inpressco aap

International Press corporation is licensed under a Creative Commons Attribution-Non Commercial NoDerivs 3.0 Unported License
©2010-2023 INPRESSCO® All Rights Reserved