News Updates Tuesday 25th Oct 2016 :
  • Welcome to International Press Corporation, world's leading publishers, We have served more than 10000+ authors
  • Articles are invited in engineering, science, technology, management, industrial engg, biotechnology etc.
  • Paper submission last date of Sept/Oct 2016 issue is 25 Oct 2016, Submit online or at
  • Our journals are indexed in University of Regensburg Germany, Google Scholar, Cross Reference data bases
  • Applications for reviewers are invited and can be sent directly to concerned editor's mail

FPGA Based FIR Filter Design for Enhancement of ECG Signal by Minimizing Base-line Drift Interference

Author : Digvijay J. Pawar and P. C. Bhaskar

Pages : 1775-1778
Download PDF

Baseline noise removal from Electrocardiogram (ECG) signal is a blind source separation problem. Various noises affect the measured ECG signal. Major ECG noises are base-line noise, power-line noise, electrode contact noise, muscle noise. Baseline noise distorts the low frequency segment of ECG signal. The low frequency segment is S-T segment. This segment is very important and has the information related to heart attack. There are various techniques to remove this noise from noisy ECG signal. Efficient removal of baseline noise might give us certain information that are hidden from the doctors until now which may save the life of a person. Baseline drift noise occurs due to respiratory signal and body movements. Respiratory signal wanders between 0.15Hz and 0.5Hz frequencies. One of the most common methods to remove baseline drift interference is high pass filtering. This research work is based on High pass filtering of ECG signal to remove this baseline wander while preserving the low frequency ECG clinical information. The results of different filter design techniques like equiripple, least square and various windowing methods are compared using MATLAB simulation tool and best suited technique is used for further implementation on FPGA platform.

Keywords: ECG, Baseline Noises, FIR filters, Window methods, signals to noise ratio (SNR), FPGA.

Article published in International Journal of Current  Engineering  and Technology, Vol.3,No.5(Dec- 2013)





Call for Papers
  1. IJCET- Sept/Oct-2016 Issue

    Submission Last Date
    25 Oct 2016
  2. IJTT-Sept-2016
  3. IJAIE-Sept-2016
  4. IJCSB-Sept-2016
  • Inpressco Google Scholar
  • Inpressco Science Central
  • Inpressco Global impact factor
  • Inpressco aap

International Press corporation is licensed under a Creative Commons Attribution-Non Commercial NoDerivs 3.0 Unported License
©2010-2016 INPRESSCO® All Rights Reserved