News Updates Monday 24th Oct 2016 :
  • Welcome to International Press Corporation, world's leading publishers, We have served more than 10000+ authors
  • Articles are invited in engineering, science, technology, management, industrial engg, biotechnology etc.
  • Paper submission last date of Sept/Oct 2016 issue is 25 Oct 2016, Submit online or at
  • Our journals are indexed in University of Regensburg Germany, Google Scholar, Cross Reference data bases
  • Applications for reviewers are invited and can be sent directly to concerned editor's mail

Design and Implementation of MPLS for Ethernet Packets on FPGA

Author : Mirza Raheber Raza, Praveen Kumar Y G, M. Z. Kurian and K.V. Narayanswamy

Pages : 825-828
Download PDF

This paper presents hardware architecture of Multi-Protocol Label Switching (MPLS). MPLS is a protocol used primarily to prioritize internet traffic and improve bandwidth utilization. MPLS solutions are meant to be used with Layer 2 or Layer 3 protocols. Ethernet although initially conceived as a Local Area Network technology has been steadily making roads into access and core networks. This paper presents hardware architecture to implement MPLS for Ethernet on FPGA.

Keywords: MPLS, Ethernet, FPGA.

Article published in International Journal of Current  Engineering  and Technology, Vol.3,No.3(Aug- 2013)





Call for Papers
  1. IJCET- Sept/Oct-2016 Issue

    Submission Last Date
    25 Oct 2016
  2. IJTT-Sept-2016
  3. IJAIE-Sept-2016
  4. IJCSB-Sept-2016
  • Inpressco Google Scholar
  • Inpressco Science Central
  • Inpressco Global impact factor
  • Inpressco aap

International Press corporation is licensed under a Creative Commons Attribution-Non Commercial NoDerivs 3.0 Unported License
©2010-2016 INPRESSCO® All Rights Reserved