Design and Implementation of Generic DMA using Vhdl - Inpressco
News Updates Tuesday 21st Aug 2018 :
  • Welcome to INPRESSCO, world's leading publishers, We have served more than 10000+ authors
  • Articles are invited in engineering, science, technology, management, industrial engg, biotechnology etc.
  • Paper submission last date of July/Aug 2018 extended to 20 Aug 2018, Submit online or at editor.ijcet@inpressco.com
  • Our journals are indexed in NAAS, University of Regensburg Germany, Google Scholar, Cross Ref etc.
  • DOI is given to all articles

Design and Implementation of Generic DMA using Vhdl


Author : Anil Didariya, Harshbardhan Singh Jasrotia, Rohan Gupta, Sanjeev Gurjar and Mr. Neeraj Tripathi

Pages : 856-861
Download PDF
Abstract

In this paper, a generic Direct Memory Access ( DMA) Controller is designed which is dynamically reconfigurable and it has different control feature which is programmable. This DMA controller works in two different modes. In the first mode, there is fixed data bus(8 bit), address bus(16 bit) and word count register(16 bit) and in second mode, there is variable data bus(8,16,32,64 bit), address bus(16,24,32 bit) and word count register(8,16,24,32 bit) i.e. We can reconfigure this DMA controller just by changing some words or numbers in the existing VHDL code instead of writing or changing the whole code.

Keywords: VHDL, Generic, DMA controller (DMAC), Finite State Machine etc.

Article published in International Journal of Current Engineering and Technology, Vol.6, No.3 (June-2016)

 

Call for Papers
  1. IJCET- July/Aug 2018 Issue

    Submission Last Date
    20 Aug
  2. DOI is given to all articles
  3. Current Issue
  4. IJTT-Sept-2018
  5. IJAIE-Sept-2018
  6. IJCSB-Sept-2018
  • Inpressco Google Scholar
  • Inpressco Science Central
  • Inpressco Global impact factor
  • Inpressco aap

International Press corporation is licensed under a Creative Commons Attribution-Non Commercial NoDerivs 3.0 Unported License
©2010-2018 INPRESSCO® All Rights Reserved