News Updates Monday 25th Nov 2024 :
  • Welcome to INPRESSCO, world's leading publishers, We have served more than 10000+ authors
  • Articles are invited in engineering, science, technology, management, industrial engg, biotechnology etc.
  • Paper submission is open. Submit online or at editor.ijcet@inpressco.com
  • Our journals are indexed in NAAS, University of Regensburg Germany, Google Scholar, Cross Ref etc.
  • DOI is given to all articles

High Speed Reconfigurable Architecture for Phelix


Author : Amol Ingole and Nagnath Hulle

Pages : 1100-1103
Download PDF
Abstract

Phelix is 32 bit symmetric stream cipher. It provides encryption as well as authentication with inbuilt MAC function. It is compatible with both hardware and software. It is double faster than best one AES encryption algorithm. Throughput of existing Phelix cipher was increased by replacing the existing 232 modulo ripple carry adder with modulo Carry Look ahead Adder (CLA). Proposed adder reduces critical path delay in modulo addition operation. Input given to Phelix is a 128 bit nonce (N), 256 bit key (K) and plaintext (P). It also produces a MAC tag for authentication. Key stream generated from Phelix is XORed with plaintext to produce cipher text. Proposed architecture was coded by using VHDL language and device used was Xilinx Spartan3E, XC3S500E with package FG320.

Keywords: Authentication, Decryption, Encryption, Helix, MAC, Phelix, Stream Cipher.

Article published in International Journal of Current Engineering and Technology, Vol.6, No.4 (Aug-2016)

Call for Papers
  1. IJCET- Current Issue
  2. Issues are published in Feb, April, June, Aug, Oct and Dec
  3. DOI is given to all articles
  • Inpressco Google Scholar
  • Inpressco Science Central
  • Inpressco Global impact factor
  • Inpressco aap

International Press corporation is licensed under a Creative Commons Attribution-Non Commercial NoDerivs 3.0 Unported License
©2010-2023 INPRESSCO® All Rights Reserved